Abstract-In this paper, we consider how to realize the parallel shift register generators (PSRG) and mutibit PSRG's, which can be directly used for parallel frame synchronous scrambling (FSS) in the bit-and multibit-interleaved multiplexing environments. We first describe the structure of PSRG's in terms of three parameters-the state transition matrix, the initial state vector, and the generating vectors. Then we discuss how to determine the three parameters of PSRG's that generate the desired parallel sequences in general. We further develop the method for the realization of minimum length PSRG's, and then for the realization of PSRG's with minimized circuit complexity. 
I. INTRODUCTION

I
N DIGITAL transmission systems, in general, multiples of base-rate signals are multiplexed and then scrambled before transmission, which is descrambled and demultiplexed after reception in the receiving terminal. The objective of scrambling in digital transmission is to improve clock recovery and data reception capability by randomizing the transmission signal [1] , [2] . As transmission rates rapidly grew up to the gigabit per second range in recent lightwave transmission, the concept of parallel scrambling has been also introduced to enable realizing the scrambling process at the low-speed base rate [3] . Under parallel scrambling, a set of scrambling processes are performed at the base rate, which collectively achieves the effect of serial scrambling when the scrambled base-rate signals are multiplexed to form a transmission-rate signal.
Among the three scrambling techniques-the selfsynchronous scrambling (SSS) [1] , the frame synchronous scrambling (FSS) [2] , and the distributed sample scrambling (DSS) [4] -the FSS exhibits the best performance in scrambling large frame-sized signals. The core component of an FSS system is the shift register generator (SRG), which is replaced by the parallel shift register generator (PSRG) in parallel scrambling [5] . The most typical example of Paper approved by D. Divsalar, the Editor for Coding Theory and Applications of the IEEE Communications Society. Manuscript received June 7, 1994 ; revised September 9, 1996 . S. C. Kim is with Lucent Technologies, Bell Laboratories, Middletown, NJ 07743-4801 USA.
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lightwave transmission system employing the FSS can be found in the synchronous digital hierarchy (SDH) [6] and the synchronous optical network (SONET) systems [7] . However, the transmission signals in the SDH and SONET systems are formed out of the byte-interleaved multiplexing processes, the concept of parallel scrambling has to be further developed to yield the concept of the multibit-parallel scrambling, and the PSRG has to be modified accordingly [5] . The PSRG in this case generates parallel sequences in such a manner that when these parallel sequences are interleaved multibit based, the resulting sequence forms a prespecified serial scrambling sequence. A PSRG, in general, consists of a PSRG engine and a parallel sequence generator. In realizing a PSRG, it is important to minimize the complexity of the overall circuit, even at the expense of added complexity in the engine part. In this paper, we will consider how to achieve the minimizedcomplexity realizations of PSRG's by applying the sequence space, SRG, and PSRG theories developed in [5] and [8] . The theories render a unified approach for describing the behaviors of SRG's in general, not limited to the SSRG or the MSRG, and enable us to describe the structure of PSRG's in terms of three parameters-the state transition matrix, the initial state vector, and the generating vector. We will also consider how to determine these parameters of PSRG's to generate the desired parallel sequences, and further develop this for a minimum length realization, a minimized-complexity realization, and a multibit-parallel realization of PSRG's.
The paper is organized as follows. We first review the primary elements of the SRG and PSRG theories in Section II. Then, in Section III, we consider general guidelines for realizing the PSRG's in terms of three mathematical parameters. Next, we discuss how to obtain minimum length PSRG's by realizing the minimal SRG's in Section IV, and consider how to minimize the overall circuit complexity of the minimal PSRG's in Section V. Finally, in Section VI, we further develop the realization of the minimal PSRG's for use in multibit-parallel scrambling.
II. PRIMARY ELEMENTS OF SRG AND PSRG THEORIES
We first briefly review the primary elements of the SRG and PSRG theories for reference in discussing the realization of the PSRG's. 1 For a more detailed description on the related techniques and proofs, refer to [5] and [8] .
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whose -bit interleaved sequence becomes identical to the serial sequence 2 So, realizing an PSRG means determining the three parameters 's such that the above parallel sequences can be generated. Therefore, the main theme of discussion of the subsequent sections will be focused on determining the three parameters in various different circumstances.
III. REALIZATIONS OF PSRG'S
Based on the SRG and PSRG theories discussed in the previous section, we now consider how to realize PSRG's that generate the parallel sequences, assuming that the minimal space for the desired parallel sequences is known.
We first consider a general guideline of the state transition matrix and the initial state vector of the PSRG engine, which is then followed by a guideline of the sequence generating vectors 's.
Theorem 1A (PSRG Engine Part): Let and be, respectively, the state transition matrix and the initial state vector of a PSRG generating the parallel sequences whose minimal space is the sequence space Then, both the SRG maximal space and the SRG space have the minimal space as a subspace. Proof: If a PSRG engine with the state transition matrix and the initial state vector can generate the parallel sequences using some generating vectors 's, then the SRG space is a common space for the parallel sequences 's. Therefore, the minimal space for the parallel sequences 's is a subspace of the common space Further, since the SRG space is a subspace of the SRG maximal space the minimal space is also a subspace of the SRG maximal space
The theorem means that if the minimal space for the parallel sequences is the state transition matrix and the initial state vector of the PSRG engine part should be chosen such that the minimal space is a subspace of both the SRG maximal space and the SRG space Therefore, the state transition matrix should be chosen such that its minimal polynomial is a multiple of the characteristic polynomial and the initial state vector should be chosen such that the lowest degree polynomial meeting (1) is also a multiple of [8] . Note that the PSRG engine part depends only on the minimal space for the parallel sequences, independently of their initial vectors. Theorem 1B (Parallel Sequence Generator Part): Let be the generating vectors of a PSRG generating the parallel sequences whose initial vectors are, respectively, Then,
for the state transition matrix and the initial state vector meeting Theorem 1A, where is the dimension of the SRG space Proof: Let be the minimal space for the SRG sequences Then, inserting (2) into (5), we obtain But and hence The two expressions for therefore yield the relation (7) .
As a consequence of the above two theorems, we can realize PSRG's in the following manner. We first find a state transition matrix whose minimal polynomial is a multiple of the characteristic polynomial of the minimal space for the parallel sequences, and then choose an initial state vector such that the lowest degree polynomial meeting (1) is also a multiple of Finally, we select generating vectors meeting (7). For example, we realize a (1, 8) PSRG for the serial sequence which is used for the serial scrambling of the STM-signals. In this case, the characteristic polynomial is irreducible, and is a power of two. Therefore, the minimal space for the eight parallel sequences -is and hence the eight parallel sequences have the expressions (8a) We first choose the state transition matrix whose minimal polynomial is a multiple of and then choose the initial state vector for which the lowest degree polynomial meeting (1) is also a multiple of Finally, by (7), we choose the generating vectors and Then, we obtain the PSRG in Fig. 2 , whose engine is the SSRG of the characteristic polynomial
In the figure, the values in the shift registers indicates the initial state vector
IV. REALIZATIONS OF MINIMAL PSRG'S
The two theorems we have considered in the previous section are for the realization of PSRG's in general. In this section, we consider the minimum length realizations of PSRG's generating the desired parallel sequences, which we call minimal PSRG. For a given set of desired parallel sequences, there cannot exist any PSRG whose length is less than the minimal PSRG, but there may exist multiple minimal PSRG's.
We first consider what is the length of minimal PSRG's.
Property 1 (Length of Minimal PSRG):
The length of a minimal PSRG generating the desired parallel sequences is the same as the dimension of the minimal space for the parallel sequences.
Proof: Let be the dimension of the minimal space for the parallel sequences; and let be the length of a minimal PSRG generating the parallel sequences. Then, the state transition matrix of the minimal PSRG is an matrix, so the degree of its minimal polynomial is or less. On the other hand, by Theorem 1A, the minimal space is a subspace of the SRG maximal space Therefore, But a BSRG for the minimal is the discrimination matrix defined in (4) .
Proof: Let of dimension be the minimal space for the parallel sequences 's. Then, by Theorem 2A, and Therefore, setting the in (7) to we get the relation But the discrimination matrix is nonsingular for the maximal initial state vector of a BSRG. Therefore, we have (9). Theorem 2A states that the state transition matrix of a minimal PSRG engine which generates the desired parallel sequences is one of the BSRG's for the minimal space of the parallel sequences, and the initial state vector is maximal for this BSRG. Theorem 2B states that the generating vectors 's of a minimal PSRG sequence generator are determined by (9) for the minimal PSRG engine meeting Theorem 2A. Therefore, we can realize a minimal PSRG in the following manner. We first find a state transition matrix which is similar to the companion matrix and then choose an initial state vector making the discrimination matrix in (4) nonsingular. Finally, we determine the generating vectors 's according to (9) . For example, we realize a minimal PSRG for the eight parallel sequences -in (8) . We first choose the state transition matrix as the companion matrix for the characteristic polynomial of the minimal space, and then choose the initial state vector for which the discrimination matrix is nonsingular. Finally, by (9), we take the generating vectors and Then, we obtain the minimal PSRG shown in Fig. 3 , whose engine is the MSRG of the characteristic polynomial We observe that this minimal PSRG requires seven shift registers, whereas the PSRG in Fig. 2 required eight shift registers.
V. REALIZATIONS OF MINIMAL PSRG'S WITH MINIMIZED CIRCUIT COMPLEXITY
According to Theorems 2A and 2B, there can exist a number of minimal PSRG's for any desired parallel sequences. We now consider how to determine the minimal PSRG's having minimized circuit complexity among them.
As far as the PSRG engine is concerned, the SSRG and the MSRG are the simplest since they are themselves the simplest types of SRG's. However, in case we employ the SSRG or the MSRG for the PSRG engine, the accompanying sequence generator could become quite complex. The complexity in this case is represented in terms of the number of exclusive-OR gates. Therefore, it could be a better choice, from the overall complexity point of view, to take a PSRG other than the SSRG or the MSRG as long as it renders the parallel sequence generator part simple. We consider efficient realizations of PSRG's in this aspect.
Noting that a minimal PSRG engine is a BSRG, we combine Theorems 2A and 2B, and then convert into the following theorem. (10) is a minimal PSRG generating the parallel sequences 's. Proof: The state transition matrix in (10) is similar to the companion matrix Therefore, it is a state transition matrix of a BSRG for the minimal space of the parallel sequences 's. Inserting and in (10) into (4), we obtain, by the relation for the discrimination matrix which is nonsingular. Therefore, the initial state vector in (10) is a maximal initial state vector. Finally, inserting into (9), we obtain the generating vectors 's in (10) .
According to the theorem, an arbitrary nonsingular matrix can be materialized to build a minimal PSRG generating the parallel sequences 's whose minimal space is and whose initial vectors are 's. If the matrix is combined with the relevant companion matrix and the initial vectors 's, it renders the state transition matrix the initial state vector and the generating vectors 's as specified in (10) . Therefore, it is of our main interest now to determine a nonsingular matrix which can make the state transition matrix and the generating vectors 's simple. The following property describes how to achieve this. (10) The first property states that if we choose the nonsingular matrix such that its th and th rows have the relation the th row of the state transition matrix becomes If viewed from the SRG structure's point, this corresponds to the implementation that the input of the th shift register is directly connected to the output of the th shift register. On the other hand, the second property means that if we choose the nonsingular matrix such that its th row is identical to the transpose of the th initial vector the th generating vector becomes In terms of SRG structure, this corresponds to the implementation that the th parallel sequence is directly taken out of the th shift register. For example, we illustrate the minimal PSRG realizations based on Theorem 3 for different choices of the nonsingular matrix
We first realize a minimal PSRG having the simplest PSRG engine for the eight parallel sequences -in (8) .
In accordance with Property 2, we choose the nonsingular matrix such that Then we obtain and by the property. Inserting the above into (10), we get and Therefore, we obtain the minimal PSRG in Fig. 4 . We observe from the figure that the PSRG engine is the SSRG of the characteristic polynomial which requires only one exclusive-OR gate, but the parallel sequence generator is quite complex, requiring ten exclusive-OR gates.
We now realize a minimal PSRG having a simple parallel sequence generator. If we choose the nonsingular matrix such that then we obtain Inserting this into (10), we get and Therefore, we obtain the minimal PSRG in Fig. 5 , whose engine requires eight exclusive-OR gates, but the parallel sequence generator requires nothing. Comparing this PSRG with the minimal PSRG's in Figs. 3 and 4 , whose engines are the MSRG and the SSRG, respectively, we observe that the overall number of exclusive-OR gates has reduced from 11 down to 8.
VI. REALIZATIONS OF MINIMAL PSRG'S FOR MULTIBIT-PARALLEL SCRAMBLING
Finally, we consider how to efficiently realize minimal PSRG's for use in multibit-parallel (i.e., -bit parallel with scrambling. In practical cases, the characteristic polynomial of the serial scrambling sequence is irreducible, and is relatively prime to the period of 4 4 For example, in the case of the STM-N signal, which is byte-interleaved multiplexed, MN = 8N and is an odd number. 5 The ith n-decimated sequence U i ; i = 0;1;111;n01; of a sequence fs k g refers to the sequence fs i+kn g; and the sequence fs k g itself is called the interleaved (that is, 1-bit interleaved) sequence of the n-decimated sequences U i ; i = 0;1;111;n 0 1 [5] . in (11) is Therefore, 's generated by the PSRG with the parameters and 's in (11) We take the nonsingular matrix such that for and for Then by (10) and we obtain and for the minimal PSRG generating the sequences 's in (13). The resulting PSRG is as shown in Fig. 6(a) . Therefore, by applying Theorem 4 along with the value we finally obtain the (8, 4) minimal PSRG in Fig. 6(b) , where the order of shift registers is changed to 0, 7, 49; 1, 8, 50; 6, 13, 55. Note that this PSRG can be directly obtained by replacing each shift register in Fig. 6(a) with eight shift registers and by setting the initial states as specified in (11).
VII. CONCLUSION
In this paper, we have presented various PSRG realization methods based on the sequence space, SRG, and PSRG theories. We described the structure of PSRG's in terms of three parameters and 's, and discussed how to determine these parameters to realize PSRG's in four different cases-PSRG's in general, minimal PSRG's, minimal PSRG's with minimized circuit complexity, and minimal PSRG's with multibit-parallel sequences-summarizing the results in Theorems 1-4. Among the four theorems, Theorems 1 and 2 provide fundamental guidelines for determining the three parameters of PSRG's in general and minimal PSRG's, respectively, and Theorems 3 and 4 show how to efficiently determine the three parameters for realizations of minimal PSRG's with minimized circuit complexity, respectively, in the bit-and multibit-parallel scrambling environments.
According to Theorem 3, we find that the PSRG with and 's in (10) can become a minimal PSRG generating the parallel sequences for an arbitrary nonsingular matrix However, for the realization of a minimal PSRG with minimized circuit complexity, we need to choose a nonsingular matrix that makes the resulting and 's simple. Property 2 provides a means to achieve this, which is demonstrated through the PSRG's in Figs. 4 and 5. The PSRG in Fig. 4 corresponds to an extremal case with the simplest PSRG engine part, and the PSRG in Fig. 5 is the other extremal case with the simplest sequence generating part.
According to Theorem 4, if is relatively prime to the period of the serial sequence whose characteristic polynomial is irreducible, an minimal PSRG generating the parallel sequences 's can be directly obtained by replacing each shift register in a minimal PSRG generating the th -decimated sequences 's of with shift registers and by setting the initial states as specified in (11). Therefore, we can realize an minimal PSRG with minimized circuit complexity through the following two steps. We first realize a minimal PSRG with minimized circuit complexity that generates the sequences 's, and then replace the shift registers in the minimal PSRG with shift registers, setting the initial states as specified in (11). The PSRG's exemplified in Sections III-V are all for the serial sequence which fits the frame synchronous scrambling of the STMsignals. Therefore, the PSRG's in Figs. 2-5 can be directly used for parallel scrambling of the STM-1 signal. Likewise, the (8, 4) PSRG in Fig. 6(b) can be used for multibit-parallel scrambling of the STM-4 signal. It is an easy exercise to extend the example, assisted by Theorem 4, to design an (8, 16 ) PSRG for use in scrambling the STM-16 signal.
